Computing and communication structure design for fast mass-parallel numerical solving PDE

Journal article


Zaitsev, D. A., Shmeleva, T. R. and Kostikov, A. A. 2025. Computing and communication structure design for fast mass-parallel numerical solving PDE. Parallel Processing Letters. https://doi.org/10.1142/S0129626425500045
AuthorsZaitsev, D. A., Shmeleva, T. R. and Kostikov, A. A.
Abstract

Partial differential equations and systems with certain boundary conditions specify continuous processes significant for both large-scale simulations in computer-aided design using HPC and subsequent real-time control of embedded applications using dedicated hardware. The paper develops a spectrum of techniques based on a family of place-transition nets aimed at the computing and communication structure design for fast mass-parallel numerical solving of PDEs. For the HPC domain, we develop models of interconnects in the form of infinite nets and graphical programs in the form of Sleptsov nets. For the embedded control domain, we develop specialized lattices for fast numerical solving PDE based on integer number approximation specified with Sleptsov-Salwicki nets to be implemented on dedicated hardware, which we prototype on FPGAs. For mass-parallel solving of PDEs, we employ ad-hoc finite-difference schemes and iteration methods that allow us to recalculate the lattice values in a single time cycle suitable for control of hypersonic objects and thermonuclear reactions.

KeywordsPartial-differential equation; finite difference; iteration; computing lattice; mass-parallel solution; embedded control; FPGA
Year2025
JournalParallel Processing Letters
PublisherWorld Scientific
ISSN0129-6264
Digital Object Identifier (DOI)https://doi.org/10.1142/S0129626425500045
Web address (URL)https://www.worldscientific.com/doi/10.1142/S0129626425500045
Accepted author manuscript
License
File Access Level
Open
Publisher's version
File Access Level
Restricted
Output statusPublished
Publication dates
Online09 May 2025
Publication process dates
Accepted18 Mar 2025
Deposited13 May 2025
Permalink -

https://repository.derby.ac.uk/item/qxy3z/computing-and-communication-structure-design-for-fast-mass-parallel-numerical-solving-pde

Download files


Accepted author manuscript
  • 25
    total views
  • 14
    total downloads
  • 3
    views this month
  • 2
    downloads this month

Export as

Related outputs

Modeling Virus Dynamics by Colored Petri Nets: Ebola and COVID Case Study
Zaitsev, D., Shmeleva, T.R. and Formenti, R. 2025. Modeling Virus Dynamics by Colored Petri Nets: Ebola and COVID Case Study. in: Adamatzky, A., Sirakoulis, G.C. and Martinez, G.J. (ed.) Advances in Cellular Automata. Emergence, Complexity and Computation, vol 53. New York Springer. pp. 155–177
3D multicore CPU vs GPU on sparse patterns of Sleptsov net virtual machine
Zaitsev, D., Ajima, Y., Bartlett, J. F. C. and Kumar, A. 2025. 3D multicore CPU vs GPU on sparse patterns of Sleptsov net virtual machine. International Journal of Parallel, Emergent and Distributed Systems. https://doi.org/10.1080/17445760.2025.2490148
Verification of MPI programs via compilation into Petri nets
Guliak, R.N., Shmeleva, T.R. and Zaitsev, D. 2025. Verification of MPI programs via compilation into Petri nets. in: Raj, P., Dutta, P. K., Chong, P. H. J., Song, H. and Zaitsev, D. A. (ed.) Applied Graph Data Science : Graph Algorithms and Platforms, Knowledge Graphs, Neural Networks, and Applied Use Cases Morgan Kaufmann; Elsevier Inc.. pp. 245-269
Analysis of Bitcoin fork by colored Petri nets
Zhou, Z., Liu, D., Shmeleva, T.R. and Zaitsev, D. 2024. Analysis of Bitcoin fork by colored Petri nets. 2024 IEEE International Conference on Systems, Man, and Cybernetics (SMC). IEEE. https://doi.org/10.1109/SMC54092.2024.10831492
Sleptsov net based reliable embedded system design on microcontrollers and FPGAs
Xu, R., Zhang, S., Liu, D. and Zaitsev, D. 2024. Sleptsov net based reliable embedded system design on microcontrollers and FPGAs. 2024 IEEE International Conference on Embedded Software and Systems (ICESS). IEEE. https://doi.org/10.1109/ICESS64277.2024.00011
Notation for mass parallel algorithms: computing Petri net state space on GPU case study
Zaitsev, D., Zhang, Z., Liu, D. and Shmeleva, T. R. 2024. Notation for mass parallel algorithms: computing Petri net state space on GPU case study. International Journal of Parallel, Emergent and Distributed Systems . pp. 1-15. https://doi.org/10.1080/17445760.2024.2431545